Tag Archives: HiPer Silicon

Tanner HiPer Silicon v15.23 Features HiPer Simulation AFS and T-AFS

Tanner EDA's S-Edit design environment for schematic capture

Tanner EDA introduced the latest version of HiPer Silicon full-flow analog and mixed-signal design suite. HiPer Silicon v15.23 includes HiPer Simulation AFS and Tanner Analog FastSPICE (T-AFS), which integrates the Berkeley Design Automation Analog FastSPICE Platform with Tanner EDA’s S-Edit schematic capture and W-Edit waveform analyzer.

Continue reading

Tanner EDA HiPer Silicon v15.11

Tanner EDA rolled out version 15.11 of HiPer Silicon design suite. HiPer Silicon offers engineers a complete analog design flow from schematic capture, circuit simulation, and waveform probing to physical layout and verification. New features in HiPer Silicon v15.11 includes S-Edit additions, T-Spice performance improvements, W-Edit enhancements, L-Edit productivity gains, HiPer DevGen additions, and HiPer Verify enhancements.

Continue reading

Tanner EDA HiPer Silicon v15 Design Suite

Tanner EDA announced version 15 of the HiPer Silicon design suite. HiPer Silicon v15 gives designers a complete analog design flow from schematic capture, circuit simulation, and waveform probing to physical layout and verification. HiPer Silicon v15 full-flow design suite is available now for the Windows operating system. A Linux version will be available later.

Continue reading

Tanner EDA and SDT Process Design Kits for Thin Film Technologies

Tanner EDA and Sound Design Technologies (SDT) have teamed together to develop process design kits (PDKs) for analog/mixed-signal (A/MS) designers using Tanner EDA’s HiPer Silicon software. Sound Design Technologies’ PDKs for Tanner Tools will be available this quarter.

Continue reading