Tag Archives: Electronic Design

International Symposium on Quality Electronic Design Features 22 Technical Sessions

Interdisciplinary Engineering Education Conference (IEDEC)

The International Symposium on Quality Electronic Design will take place Monday, March 4 through Wednesday, March 6, 2013 at TechMart, Santa Clara. The event includes free admission to select presentations and exhibits. ISQED 2013 conference includes 22 technical sessions, close to one hundred papers, keynotes, tutorials, workshops and exhibits. The event will focus on the latest innovations and developments in electronic design and manufacturing.

Continue reading

DesignCon 2013 Features Over 100 Tutorials and Technical Paper Sessions

DesignCon 2013 Conference ~ UBM Electronics

DesignCon 2013 will feature over 100 in-depth tutorials, technical paper sessions, panel discussions, presentations and an educational forum. The two-day event is ideal for engineers in the chip, board and systems design community. DesignCon 2013, which is hosted by UBM Electronics, will take place January 28-31 in Santa Clara, California. Early bird pricing for the conference, which provides registrants with $250 in savings, ends on Friday, December 7, 2012.

Continue reading

International Symposium on Quality Electronic Design Features 100 Papers

The International Symposium on Quality Electronic Design will take Monday, March 19 through Wednesday, March 21, 2012 at TechMart, Santa Clara. The 13th annual ISQED features talks by experts that cover multiple topics related to electronic design and semiconductors. Speakers and attendees include designers, users, and providers of integrated circuits (IC) and systems, semiconductor packaging, assembly and test technology, as well as Electronic Design Automation (EDA) tools. The conference includes 22 technical sessions with close to one hundred papers. It also features keynotes, tutorials, workshops and exhibits with a focus on the latest innovations in electronic design.

Continue reading

Sigrity High-Speed Seminars on High-Speed Electronic Design Challenges and Solutions

Sigrity announce a series of seminars. The free multi-city seminars will discuss high-speed design challenges associated with power integrity, signal integrity, and EMI issues. The seminar series will address issues associated with simultaneous switching output (SSO) and assessing end-to-end high-speed serial links. The Sigrity seminars will take place in Boston, Austin, Dallas and Dana Point (southern California) on November 15, 16, 17 and 18, respectively. The events are ideal for designers involved in projects at the chip, package and system level interested in solutions for high-speed power integrity, signal integrity and EMI issues.

Continue reading

International Symposium on Quality Electronic Design Seeking Papers

The International Symposium on Quality Electronic Design has issued a call for proposals, exhibitors and sponsors. ISQED 2012 proposals and applications are due by September 30, 2011. The ISQED event bridges the gap between the integration of electronic design tools and processes, and integrated circuit technologies, processes and manufacturing. ISQED 2012 will take place March 19-21, 2012 in Santa Clara, California.

Continue reading

2011 International Symposium on Quality Electronic Design

The 2011 International Symposium on Quality Electronic Design (ISQED) features seven keynote speeches, poster sessions, nine tutorials, over 100 technical presentations, and exhibits. The conference will take place March 14-16 at the Hyatt Regency Hotel in Santa Clara, CA. The event is co-located with Sematech’s Design for Reliability Workshop (Stress Management for 3D ICs Using Through Silicon Vias) and the International Electronic Design Education Conference (IEDEC). the ISQED keynote speeches and exhibits are free and open to all.

Continue reading

Real Intent Meridian DFT

Real Intent announced Meridian DFT for improving electronic design quality. Meridian DFT indentifies trouble spots during RTL creation. Meridian DFT checks the pre- and post-synthesis RTL for testability and DFT-related implementation errors. Meridian DFT will be available in Q3 2010.

Continue reading