Tag Archives: DVCon

2013 Design and Verification Conference

2013 Design and Verification Conference (DVCon)

The 2013 Design and Verification Conference (DVCon) will feature twelve technical sessions, ten tutorials, a poster session with over twenty posters being presented, and two panels throughout the conference. DVCon is a conference for the discussion of the functional design and verification of electronic systems. The event is sponsored by Accellera Systems Initiative, an independent, not-for profit organization dedicated to creating design and verification standards. VCon will take place February 25 – 28 at the DoubleTree Hotel in San Jose, California.

Continue reading

2013 Design and Verification Conference Issues Call for Papers

Accellera Systems Initiative has issued a call for papers for the 2013 Design and Verification Conference. The deadline to submit an extended abstract (800 to 1,000 words) is August 21st. DVCon is a conference for the application of languages, tools and methodologies for the design and verification of electron systems and integrated circuits. DVCon 2013 will take place February 25-28, 2012 at the DoubleTree Hotel in San Jose, California.

Continue reading

DVCon 2012 Features Tutorials, Panels, Technical Sessions, and Keynote

This year’s Design and Verification Conference and Exhibition will take place next week, February 27th to March 1st, in San Jose, California. DVCon 2012 is a conference for functional design and verification. The event will focus on bringing information from the leading edge of technology, techniques, standards and methods. This year’s DVCon Expo will feature tutorials, panels, technical sessions and 34 exhibitors.

Continue reading

Design and Verification Conference 2011

The Design and Verification Conference (DVCon) will take place Monday, February 28 through Thursday, March 3 at the DoubleTree Hotel in San Jose, California. Keynote and featured panels include: From Volume to Velocity, Making Great Products Great, and VM — Final Answer or Phone a Friend? The event is sponsored by Accellera, which is an industry consortium dedicated to the development and standardization of design and verification languages.

Continue reading

DVCon 2011 Issues Call for Papers, Panels, and Tutorials

The 2011 Design and Verification Conference (DVCon) is seeking paper and panel abstract submissions and tutorial proposals. Paper and panel proposals are due August 31, 2010. Sponsored tutorial proposals are due September 16, 2010. DVCon 2011 will be held February 28 to March 3, 2011 at the DoubleTree Hotel in San Jose, California. DVCon is sponsored by Accellera, an industry consortium dedicated to the development and standardization of design and verification languages.

Continue reading

Design and Verification Conference 2010

DVCon (Design and Verification Conference) will take place Monday, February 22 through Thursday, February 25 at the DoubleTree Hotel in San Jose, California. The event is ideal for engineers that work on the design and verification of electronic systems. DVCon consists of technical program, panels, sessions and educational presentations. It is sponsored by Accellera.

Continue reading