Tag Archives: 28nm

Synopsys Introduces 28nm DesignWare Data Converter IP Library

Synopsys 28nm DesignWare Data Converter IP

The Synopsys DesignWare Data Converter IP is available now in the 28-nanometer process node. The data converter IP portfolio includes DesignWare analog-to-digital converters (ADCs), digital-to-analog converters (DACs) and integrated PLLs. The broad DesignWare IP portfolio includes complete interface IP solutions consisting of controllers, PHY and verification IP for widely used protocols, analog IP, embedded memories, logic libraries, processor cores and subsystems.

Continue reading

Cadence, Samsung Foundry Develop DFM Flows for 32nm, 28nm, 20nm Chip Design

Cadence Design Systems and Samsung Foundry teamed together to create a design-for-manufacturing infrastructure to produce complex chips. Cadence worked closely with Samsung Foundry to integrate their robust DFM suite. The resulting flows and underlying infrastructure provide a significant competitive edge by enabling engineers to meet tight deadlines while reducing the risk of costly errors.

Continue reading

Cadence Digital End-to-end Flow for 28nm Giga-gate/Gigahertz Designs

Cadence Design Systems announced a 28nm digital end-to-end design flow based on Encounter. The digital 28-nanometer flow provides a faster, more deterministic path to achieve giga-gate/gigahertz silicon through technology integration and significant core architecture and algorithm improvements in a unified design, implementation and verification flow. The new Encounter-based flow enables designers to consider the entire chip flow holistically. It supports Cadence’s approach to Silicon Realization, which is a key element of the EDA360 vision. The new flow is available now.

Continue reading