EDA Blog » Test Solution

Carbon Design Systems and Cadence Design Systems Team on Performance Analysis Kit

Ken Cheung — Thu, 24 May 2012 04:01:44 +0000

Carbon Design Systems and Cadence Design Systems announced the availability of a Carbon Performance Analysis Kit. The CPAK accelerates the intellectual property (IP) benchmark process. The Carbon/Cadence CPAK is available now from Carbon’s IP Exchange web portal. Ported CoreMark benchmarking software is available from coremark.org.

Twitter @edablog : : Free Trade Publications : : Jobs : : EDA Blog : : FPGA Blog : : Embedded Star : : EDA Geek : : Dad Blog
© 2012 Online Destiny Ltd : : EDA Blog is a trademark of Online Destiny Ltd

Corelis Introduces ScanExpress Boundary-Scan Tool Suite v7.7

Ken Cheung — Wed, 23 May 2012 15:46:31 +0000

Corelis launched version 7.7 of their ScanExpress Boundary-Scan Tool Suite. The latest version of the tool suite features improved constraints handling, support for multi-core devices, and new JTAG Embedded Test support for additional Freescale and Texas Instruments processors. ScanExpress Boundary-Scan Tool Suite, version 7.7 is available now to customers with a valid maintenance contract.

EVE Introduces e-zTest 10GbE Validation Platform for ZeBu

Ken Cheung — Thu, 17 May 2012 16:33:41 +0000

EVE introduced e-zTest 10GbE, which is a 10-Gigabit Ethernet validation platform for their ZeBu (Zero Bugs) family of system-on-chip (SoC) hardware-assisted verification platforms. The e-zTest 10GbE software is a transaction-based environment for high-speed validation of 10GbE functions in network routers, switches and controllers, and SoC application specific integrated circuits (ASICs) containing 10GbE ports.

Cadence TripleCheck IP Validator Simplifies and Automates IP Compliance Testing

Ken Cheung — Mon, 30 Apr 2012 16:19:40 +0000

Cadence Design Systems introduced their TripleCheck IP Validator. The test suite supports all major logic simulators, and it provides a simulator-independent native SystemVerilog and/or e coverage database that supports both leading test bench languages. Cadence TripleCheck IP Validator is available now for PCIe Gen 3. Cadence has support for several additional protocols in development for release later this year.

Mentor Graphics Veloce2 Emulation Platform Features VirtuaLAB Capabilities

Ken Cheung — Wed, 25 Apr 2012 16:41:01 +0000

Mentor Graphics introduced the Veloce2 emulation platform for the verification of electronic system and Systems on Chip (SoC) designs. Mentor also announced Veloce VirtuaLAB, which gives verification engineers access to easy-to-use, software-based peripherals, connected to the Veloce platform. Veloce2 helps software and hardware engineers verify the embedded software and SoC components of high-end CPUs, network switches/routers, digital set-top boxes, tablet PCs, netbooks, smartphones, digital cameras and other electronic products. The Veloce2 platform and Veloce VirtuaLAB are available now.

Mentor Graphics Questa Verification IP Supports MIPI Alliance Specifications

Ken Cheung — Fri, 20 Apr 2012 15:39:01 +0000

Mentor Graphics’ Questa Verification IP (VIP) now supports several MIPI Alliance specifications. This includes CSI, DSI and the recently announced LLI. Questa VIP is a comprehensive solution for SystemVerilog OVM and UVM test benches. Questa VIP support for MIPI protocols is available now for select customers.

SynaptiCAD V2V Translators Feature Verilog 2001 Support, Graphical Debugger

Ken Cheung — Thu, 19 Apr 2012 16:29:48 +0000

SynaptiCAD rolled out a new version of their V2V translator software. The SynaptiCAD V2V tools translate between VHDL and Verilog source code that supports Verilog 2001 code constructs. SynaptiCAD also announced that their BugHunter Pro can now be used as a graphical debugging environment for translating and testing the new models.

PragmaDev Releases Version 4.3 of Real Time Developer Studio

Ken Cheung — Wed, 18 Apr 2012 15:52:34 +0000

PragmaDev rolled out version 4.3 of the Real Time Developer Studio. RTDS v4.3 includes 15 new features. According to PragmaDev, RTDS is the most complete model driven development and testing tool dedicated to real time and embedded applications. PragmaDev RTDS offers three levels of modeling and testing: informal, semi-formal, and fully formal.

ASSET InterTech Debuts Board Bring-up Solution for Intel Haswell Microarchitecture

Ken Cheung — Thu, 12 Apr 2012 18:21:25 +0000

ASSET InterTech announced new tools to structurally verify, functionally test, analyze performance margins and debug boards based on the Intel microarchitecture codenamed Haswell. ScanWorks board bring-up will be available in the second quarter of this year. Pricing for a base level ScanWorks platform for embedded instruments starts at $12,000.

Rigol Technologies Introduces DSA815 Spectrum Analyzer

Ken Cheung — Mon, 09 Apr 2012 19:03:20 +0000

Rigol Technologies launched their DSA815 spectrum analyzer. The DSA815 features all-digital IF technology, highly precise amplitude readings, frequency range of 9kHz to 1.5 GHz, compact design and easy-to-use interface. The DSA815 is easy to use and highly reliable. The Rigol DSA815 spectrum analyzer is available now. Prices start at $1,295. It is ideal for demanding benchtop or field applications in RF and wireless testing and production.