<?xml version="1.0" encoding="UTF-8"?>
<rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:wfw="http://wellformedweb.org/CommentAPI/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
	xmlns:slash="http://purl.org/rss/1.0/modules/slash/"
	>

<channel>
	<title>EDA Blog &#187; Models, Simulations</title>
	<atom:link href="http://edablog.com/category/models-simulations/feed/" rel="self" type="application/rss+xml" />
	<link>http://edablog.com</link>
	<description>Electronic Design Automation Software, Hardware, and Components</description>
	<lastBuildDate>Thu, 24 May 2012 04:01:44 +0000</lastBuildDate>
	<language>en</language>
	<sy:updatePeriod>hourly</sy:updatePeriod>
	<sy:updateFrequency>1</sy:updateFrequency>
	<generator>http://wordpress.org/?v=3.3</generator>
		<item>
		<title>Solido Design Automation Introduces High-Sigma Monte Carlo Meta-simulator</title>
		<link>http://edablog.com/2012/04/24/hsmc-memory/</link>
		<comments>http://edablog.com/2012/04/24/hsmc-memory/#comments</comments>
		<pubDate>Tue, 24 Apr 2012 16:10:53 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
				<category><![CDATA[Models, Simulations]]></category>
		<category><![CDATA[High-Sigma Monte Carlo]]></category>
		<category><![CDATA[HSMC]]></category>
		<category><![CDATA[memory design]]></category>
		<category><![CDATA[meta-simulator]]></category>
		<category><![CDATA[Monte Carlo]]></category>
		<category><![CDATA[Solido Design Automation]]></category>

		<guid isPermaLink="false">http://edablog.com/?p=7901</guid>
		<description><![CDATA[Solido Design Automation introduced their High-Sigma Monte Carlo (HSMC) meta-simulator. The Solido High-Sigma Monte Carlo meta-simulator solution features rapid analysis of yield/performance trade-offs for memory design. The High-Sigma Monte Carlo meta-simulator has already been successfully deployed at several companies because alternate methods were too slow, insufficiently inaccurate, and do not scale across the range of [...]]]></description>
			<content:encoded><![CDATA[<p align="center"><img src="http://edablog.com/primages/2012/Solido-HSMC.jpg" width="400" height="315" alt="High-Sigma Monte Carlo+ Package ~ Solido Design Automation" border="0" /></p>
<p>Solido Design Automation introduced their High-Sigma Monte Carlo (HSMC) meta-simulator. The Solido High-Sigma Monte Carlo meta-simulator solution features rapid analysis of yield/performance trade-offs for memory design. The High-Sigma Monte Carlo meta-simulator has already been successfully deployed at several companies because alternate methods were too slow, insufficiently inaccurate, and do not scale across the range of circuits memory designers need to analyze.</p>
<p><p>Read more: <a href="http://edablog.com/2012/04/24/hsmc-memory/">Solido Design Automation Introduces High-Sigma Monte Carlo Meta-simulator</a></p><p align="center"><a href="http://api.tweetmeme.com/share?url=http://edablog.com/2012/04/24/hsmc-memory/"><img src="http://api.tweetmeme.com/imagebutton.gif?url=http://edablog.com/2012/04/24/hsmc-memory/" height="61" width="51" /></a></p>
<p align="center"><a href="http://twitter.com/edablog">Twitter @edablog</a> : : <a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a> : : <a href="http://daddyforever.com/">Dad Blog</a><br />© 2012 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : EDA Blog is a trademark of Online Destiny Ltd</p>]]></content:encoded>
			<wfw:commentRss>http://edablog.com/2012/04/24/hsmc-memory/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>PragmaDev Releases Version 4.3 of Real Time Developer Studio</title>
		<link>http://edablog.com/2012/04/18/modeling-rtds-v4-3/</link>
		<comments>http://edablog.com/2012/04/18/modeling-rtds-v4-3/#comments</comments>
		<pubDate>Wed, 18 Apr 2012 15:52:34 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
				<category><![CDATA[Models, Simulations]]></category>
		<category><![CDATA[Test Solution]]></category>
		<category><![CDATA[Developer Studio]]></category>
		<category><![CDATA[development tool]]></category>
		<category><![CDATA[embedded]]></category>
		<category><![CDATA[Model Driven]]></category>
		<category><![CDATA[modeling]]></category>
		<category><![CDATA[PragmaDev]]></category>
		<category><![CDATA[real-time]]></category>
		<category><![CDATA[requirements]]></category>
		<category><![CDATA[RTDS]]></category>
		<category><![CDATA[test cases]]></category>

		<guid isPermaLink="false">http://edablog.com/?p=7864</guid>
		<description><![CDATA[PragmaDev rolled out version 4.3 of the Real Time Developer Studio. RTDS v4.3 includes 15 new features. According to PragmaDev, RTDS is the most complete model driven development and testing tool dedicated to real time and embedded applications. PragmaDev RTDS offers three levels of modeling and testing: informal, semi-formal, and fully formal. Read more: PragmaDev [...]]]></description>
			<content:encoded><![CDATA[<div align="center"><img src="http://edablog.com/primages/2012/RTDS-TTCN-3.gif" width="344" height="237" alt="PragmaDev Real Time Developer Studio, version 4.3" border="0" /></div>
<p>PragmaDev rolled out version 4.3 of the Real Time Developer Studio. RTDS v4.3 includes 15 new features. According to PragmaDev, RTDS is the most complete model driven development and testing tool dedicated to real time and embedded applications. PragmaDev RTDS offers three levels of modeling and testing: informal, semi-formal, and fully formal.</p>
<p><p>Read more: <a href="http://edablog.com/2012/04/18/modeling-rtds-v4-3/">PragmaDev Releases Version 4.3 of Real Time Developer Studio</a></p><p align="center"><a href="http://api.tweetmeme.com/share?url=http://edablog.com/2012/04/18/modeling-rtds-v4-3/"><img src="http://api.tweetmeme.com/imagebutton.gif?url=http://edablog.com/2012/04/18/modeling-rtds-v4-3/" height="61" width="51" /></a></p>
<p align="center"><a href="http://twitter.com/edablog">Twitter @edablog</a> : : <a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a> : : <a href="http://daddyforever.com/">Dad Blog</a><br />© 2012 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : EDA Blog is a trademark of Online Destiny Ltd</p>]]></content:encoded>
			<wfw:commentRss>http://edablog.com/2012/04/18/modeling-rtds-v4-3/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>Synopsys Develops Doubles Patterning Technology Model Extensions</title>
		<link>http://edablog.com/2012/03/30/dpt-parasitic-extraction/</link>
		<comments>http://edablog.com/2012/03/30/dpt-parasitic-extraction/#comments</comments>
		<pubDate>Fri, 30 Mar 2012 18:24:19 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
				<category><![CDATA[Models, Simulations]]></category>
		<category><![CDATA[DPT]]></category>
		<category><![CDATA[IEEE-ISTO]]></category>
		<category><![CDATA[IMTAB]]></category>
		<category><![CDATA[Interconnect Modeling]]></category>
		<category><![CDATA[models]]></category>
		<category><![CDATA[Parasitic Extraction]]></category>
		<category><![CDATA[Patterning Technology]]></category>
		<category><![CDATA[Synopsys]]></category>

		<guid isPermaLink="false">http://edablog.com/?p=7818</guid>
		<description><![CDATA[Synopsys recently worked with the members of the Interconnect Modeling Technical Advisory Board (IMTAB) of the IEEE Industry Standards and Technology Organization (IEEE-ISTO). The collaboration has resulted in a parasitic variation modeling solution to address the effects of double patterning technology (DPT), targeted for use in 20-nanometer (nm) IC manufacturing. Read more: Synopsys Develops Doubles [...]]]></description>
			<content:encoded><![CDATA[<p>Synopsys recently worked with the members of the Interconnect Modeling Technical Advisory Board (IMTAB) of the IEEE Industry Standards and Technology Organization (IEEE-ISTO). The collaboration has resulted in a parasitic variation modeling solution to address the effects of double patterning technology (DPT), targeted for use in 20-nanometer (nm) IC manufacturing.</p>
<p><p>Read more: <a href="http://edablog.com/2012/03/30/dpt-parasitic-extraction/">Synopsys Develops Doubles Patterning Technology Model Extensions</a></p><p align="center"><a href="http://api.tweetmeme.com/share?url=http://edablog.com/2012/03/30/dpt-parasitic-extraction/"><img src="http://api.tweetmeme.com/imagebutton.gif?url=http://edablog.com/2012/03/30/dpt-parasitic-extraction/" height="61" width="51" /></a></p>
<p align="center"><a href="http://twitter.com/edablog">Twitter @edablog</a> : : <a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a> : : <a href="http://daddyforever.com/">Dad Blog</a><br />© 2012 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : EDA Blog is a trademark of Online Destiny Ltd</p>]]></content:encoded>
			<wfw:commentRss>http://edablog.com/2012/03/30/dpt-parasitic-extraction/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>Vishay Introduces PowerCAD Simulator Tool</title>
		<link>http://edablog.com/2012/03/21/siliconix-simulation/</link>
		<comments>http://edablog.com/2012/03/21/siliconix-simulation/#comments</comments>
		<pubDate>Wed, 21 Mar 2012 17:10:34 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
				<category><![CDATA[Models, Simulations]]></category>
		<category><![CDATA[DC/DC Circuits]]></category>
		<category><![CDATA[PowerCAD]]></category>
		<category><![CDATA[simulation]]></category>
		<category><![CDATA[simulator]]></category>
		<category><![CDATA[Tool]]></category>
		<category><![CDATA[Vishay Intertechnology]]></category>

		<guid isPermaLink="false">http://edablog.com/?p=7781</guid>
		<description><![CDATA[Vishay Intertechnology announced their new PowerCAD simulation tool. The PowerCAD simulator is a free online tool that gives engineers a fast and convenient way to test and optimize DC/DC circuits built with Vishay Siliconix regulator ICs. Vishay&#8217;s PowerCAD simulator tool is ideal for both experienced analog and power designers as well as junior or digital [...]]]></description>
			<content:encoded><![CDATA[<p>Vishay Intertechnology announced their new PowerCAD simulation tool. The PowerCAD simulator is a free online tool that gives engineers a fast and convenient way to test and optimize DC/DC circuits built with Vishay Siliconix regulator ICs. Vishay&#8217;s PowerCAD simulator tool is ideal for both experienced analog and power designers as well as junior or digital designers with less experience in high-power, high-frequency voltage regulator design.</p>
<p><p>Read more: <a href="http://edablog.com/2012/03/21/siliconix-simulation/">Vishay Introduces PowerCAD Simulator Tool</a></p><p align="center"><a href="http://api.tweetmeme.com/share?url=http://edablog.com/2012/03/21/siliconix-simulation/"><img src="http://api.tweetmeme.com/imagebutton.gif?url=http://edablog.com/2012/03/21/siliconix-simulation/" height="61" width="51" /></a></p>
<p align="center"><a href="http://twitter.com/edablog">Twitter @edablog</a> : : <a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a> : : <a href="http://daddyforever.com/">Dad Blog</a><br />© 2012 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : EDA Blog is a trademark of Online Destiny Ltd</p>]]></content:encoded>
			<wfw:commentRss>http://edablog.com/2012/03/21/siliconix-simulation/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>Docea Power Launches AceThermalModeler for Thermal Modeling</title>
		<link>http://edablog.com/2012/03/08/atm-software/</link>
		<comments>http://edablog.com/2012/03/08/atm-software/#comments</comments>
		<pubDate>Thu, 08 Mar 2012 16:53:09 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
				<category><![CDATA[Models, Simulations]]></category>
		<category><![CDATA[AceThermalModeler]]></category>
		<category><![CDATA[ATM]]></category>
		<category><![CDATA[Docea Power]]></category>
		<category><![CDATA[Early Architecture]]></category>
		<category><![CDATA[Thermal Modeling]]></category>

		<guid isPermaLink="false">http://edablog.com/?p=7742</guid>
		<description><![CDATA[Docea Power introduced their AceThermalModeler (ATM) software. ATM is an easy to use tool for generating thermal models of System on Chips (SoCs), 3D ICs, Systems in Package (SiPs) or complete boards. With AceThermalModeler, system architects can perform both thermal steady state or coupled power and thermal analysis for dynamic application profiles running on different [...]]]></description>
			<content:encoded><![CDATA[<p>Docea Power introduced their AceThermalModeler (ATM) software. ATM is an easy to use tool for generating thermal models of System on Chips (SoCs), 3D ICs, Systems in Package (SiPs) or complete boards. With AceThermalModeler, system architects can perform both thermal steady state or coupled power and thermal analysis for dynamic application profiles running on different architecture configurations.</p>
<p><p>Read more: <a href="http://edablog.com/2012/03/08/atm-software/">Docea Power Launches AceThermalModeler for Thermal Modeling</a></p><p align="center"><a href="http://api.tweetmeme.com/share?url=http://edablog.com/2012/03/08/atm-software/"><img src="http://api.tweetmeme.com/imagebutton.gif?url=http://edablog.com/2012/03/08/atm-software/" height="61" width="51" /></a></p>
<p align="center"><a href="http://twitter.com/edablog">Twitter @edablog</a> : : <a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a> : : <a href="http://daddyforever.com/">Dad Blog</a><br />© 2012 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : EDA Blog is a trademark of Online Destiny Ltd</p>]]></content:encoded>
			<wfw:commentRss>http://edablog.com/2012/03/08/atm-software/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>Synopsys Introduces Discovery Verification IP Family with VIPER Architecture</title>
		<link>http://edablog.com/2012/02/27/vip-systemverilog/</link>
		<comments>http://edablog.com/2012/02/27/vip-systemverilog/#comments</comments>
		<pubDate>Mon, 27 Feb 2012 17:03:47 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
				<category><![CDATA[Models, Simulations]]></category>
		<category><![CDATA[Test Solution]]></category>
		<category><![CDATA[Discovery VIP]]></category>
		<category><![CDATA[OVM]]></category>
		<category><![CDATA[simulators]]></category>
		<category><![CDATA[SoC]]></category>
		<category><![CDATA[Synopsys]]></category>
		<category><![CDATA[system-on-chip]]></category>
		<category><![CDATA[SystemVerilog]]></category>
		<category><![CDATA[UVM]]></category>
		<category><![CDATA[verification]]></category>
		<category><![CDATA[Verification IP]]></category>
		<category><![CDATA[VMM]]></category>

		<guid isPermaLink="false">http://edablog.com/?p=7700</guid>
		<description><![CDATA[Synopsys introduced their Discovery Verification IP (VIP) family. Synopsys VIP is written entirely in SystemVerilog and is based on the new VIPER Architecture. It offers speeds and simplifies the verification of complex protocols and SoC designs. The Synopsys Discovery VIP family includes Protocol Analyzer, which is a unique prothonotary debug environment. Synopsys VIP is available [...]]]></description>
			<content:encoded><![CDATA[<p>Synopsys introduced their Discovery Verification IP (VIP) family. Synopsys VIP is written entirely in SystemVerilog and is based on the new VIPER Architecture. It offers speeds and simplifies the verification of complex protocols and SoC designs. The Synopsys Discovery VIP family includes Protocol Analyzer, which is a unique prothonotary debug environment. Synopsys VIP is available for a variety of protocols, including USB 3.0, ARM AMBA AXI3, AXI4, ACE, HDMI, MIPI (CSI-2, DSI, HSI, etc.), Ethernet 40G/100G, PCI Express, SATA, and OCP.</p>
<p><p>Read more: <a href="http://edablog.com/2012/02/27/vip-systemverilog/">Synopsys Introduces Discovery Verification IP Family with VIPER Architecture</a></p><p align="center"><a href="http://api.tweetmeme.com/share?url=http://edablog.com/2012/02/27/vip-systemverilog/"><img src="http://api.tweetmeme.com/imagebutton.gif?url=http://edablog.com/2012/02/27/vip-systemverilog/" height="61" width="51" /></a></p>
<p align="center"><a href="http://twitter.com/edablog">Twitter @edablog</a> : : <a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a> : : <a href="http://daddyforever.com/">Dad Blog</a><br />© 2012 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : EDA Blog is a trademark of Online Destiny Ltd</p>]]></content:encoded>
			<wfw:commentRss>http://edablog.com/2012/02/27/vip-systemverilog/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>HSPICE 2011.09 Speed-up Signal Integrity Simulation by Factor of Three</title>
		<link>http://edablog.com/2012/01/26/synopsys-sigrity/</link>
		<comments>http://edablog.com/2012/01/26/synopsys-sigrity/#comments</comments>
		<pubDate>Thu, 26 Jan 2012 17:06:39 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
				<category><![CDATA[Models, Simulations]]></category>
		<category><![CDATA[Analysis]]></category>
		<category><![CDATA[HSPICE]]></category>
		<category><![CDATA[SI analysis]]></category>
		<category><![CDATA[signal integrity]]></category>
		<category><![CDATA[Sigrity]]></category>
		<category><![CDATA[simulation]]></category>
		<category><![CDATA[Synopsys]]></category>

		<guid isPermaLink="false">http://edablog.com/?p=7589</guid>
		<description><![CDATA[HSPICE 2011.09 has been integrated with Sigrity&#8217;s signal integrity analysis solution to accelerate signal integrity simulation of high-speed systems. The combined Synopsys and Sigrity tool features up to 3X faster simulation of signal and power integrity analysis of multi-gigahertz designs. In addition, HSPICE 2011.09 circuit simulator offers enhanced multi-core simulation performance, improved accuracy in statistical [...]]]></description>
			<content:encoded><![CDATA[<p>HSPICE 2011.09 has been integrated with Sigrity&#8217;s signal integrity analysis solution to accelerate signal integrity simulation of high-speed systems. The combined Synopsys and Sigrity tool features up to 3X faster simulation of signal and power integrity analysis of multi-gigahertz designs. In addition, HSPICE 2011.09 circuit simulator offers enhanced multi-core simulation performance, improved accuracy in statistical eye-diagram analysis, and new multi-core enabled S-parameter and W-element analysis.</p>
<p><p>Read more: <a href="http://edablog.com/2012/01/26/synopsys-sigrity/">HSPICE 2011.09 Speed-up Signal Integrity Simulation by Factor of Three</a></p><p align="center"><a href="http://api.tweetmeme.com/share?url=http://edablog.com/2012/01/26/synopsys-sigrity/"><img src="http://api.tweetmeme.com/imagebutton.gif?url=http://edablog.com/2012/01/26/synopsys-sigrity/" height="61" width="51" /></a></p>
<p align="center"><a href="http://twitter.com/edablog">Twitter @edablog</a> : : <a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a> : : <a href="http://daddyforever.com/">Dad Blog</a><br />© 2012 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : EDA Blog is a trademark of Online Destiny Ltd</p>]]></content:encoded>
			<wfw:commentRss>http://edablog.com/2012/01/26/synopsys-sigrity/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>White Paper: An Electrical-Thermal MMIC Design Flow</title>
		<link>http://edablog.com/2011/12/13/awr-co-simulation/</link>
		<comments>http://edablog.com/2011/12/13/awr-co-simulation/#comments</comments>
		<pubDate>Tue, 13 Dec 2011 17:08:36 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
				<category><![CDATA[Models, Simulations]]></category>
		<category><![CDATA[Research]]></category>
		<category><![CDATA[AWR]]></category>
		<category><![CDATA[CapeSym]]></category>
		<category><![CDATA[co-simulation]]></category>
		<category><![CDATA[High-Frequency]]></category>
		<category><![CDATA[Microwave Office]]></category>
		<category><![CDATA[MMIC Design]]></category>
		<category><![CDATA[SYMMIC]]></category>
		<category><![CDATA[technical paper]]></category>
		<category><![CDATA[Thermal Analysis]]></category>
		<category><![CDATA[Tools]]></category>
		<category><![CDATA[white paper]]></category>

		<guid isPermaLink="false">http://edablog.com/?p=7484</guid>
		<description><![CDATA[AWR recently published a white paper about the benefits of co-simulation. The title of the white paper is: An Electrical-Thermal MMIC Design Flow. The technical paper uses an actual design example to discuss the effectiveness of co-simulation between AWR&#8217;s Microwave Office high-frequency design software and CapeSym&#8217;s SYMMIC thermal analysis tool. An X-band RF power amplifier/low-noise [...]]]></description>
			<content:encoded><![CDATA[<p>AWR recently published a white paper about the benefits of co-simulation. The title of the white paper is: An Electrical-Thermal MMIC Design Flow. The technical paper uses an actual design example to discuss the effectiveness of co-simulation between AWR&#8217;s Microwave Office high-frequency design software and CapeSym&#8217;s SYMMIC thermal analysis tool. An X-band RF power amplifier/low-noise amplifier MMIC for a transceiver application was designed in Microwave Office software and thermal coupling and other issues between the two circuits on the single die were quickly remedied with SYMMIC to produce optimum results.</p>
<p><p>Read more: <a href="http://edablog.com/2011/12/13/awr-co-simulation/">White Paper: An Electrical-Thermal MMIC Design Flow</a></p><p align="center"><a href="http://api.tweetmeme.com/share?url=http://edablog.com/2011/12/13/awr-co-simulation/"><img src="http://api.tweetmeme.com/imagebutton.gif?url=http://edablog.com/2011/12/13/awr-co-simulation/" height="61" width="51" /></a></p>
<p align="center"><a href="http://twitter.com/edablog">Twitter @edablog</a> : : <a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a> : : <a href="http://daddyforever.com/">Dad Blog</a><br />© 2011 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : EDA Blog is a trademark of Online Destiny Ltd</p>]]></content:encoded>
			<wfw:commentRss>http://edablog.com/2011/12/13/awr-co-simulation/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>Mentor Graphics Offers JESD51-14 Compliant Thermal Characterization Solution</title>
		<link>http://edablog.com/2011/12/12/t3ster-flotherm/</link>
		<comments>http://edablog.com/2011/12/12/t3ster-flotherm/#comments</comments>
		<pubDate>Mon, 12 Dec 2011 15:37:35 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
				<category><![CDATA[Models, Simulations]]></category>
		<category><![CDATA[Analysis]]></category>
		<category><![CDATA[Characterization]]></category>
		<category><![CDATA[Component-to-System]]></category>
		<category><![CDATA[FloTHERM]]></category>
		<category><![CDATA[simulation]]></category>
		<category><![CDATA[T3Ster]]></category>
		<category><![CDATA[Thermal]]></category>

		<guid isPermaLink="false">http://edablog.com/?p=7480</guid>
		<description><![CDATA[Mentor Graphics introduced an integrated solution for thermal characterization and simulation. The integrated solution features their T3Ster hardware test products with their FloTHERM software. The Mentor Graphics integrated T3Ster and FloTHERM solution helps accurate thermal simulation models. The thermal characterization solution is the only JESD51-14 compliant solution available on the market today. The integrated solution [...]]]></description>
			<content:encoded><![CDATA[<p>Mentor Graphics introduced an integrated solution for thermal characterization and simulation. The integrated solution features their T3Ster hardware test products with their FloTHERM software. The Mentor Graphics integrated T3Ster and FloTHERM solution helps accurate thermal simulation models. The thermal characterization solution is the only JESD51-14 compliant solution available on the market today. The integrated solution for efficient thermal package characterization is available now.</p>
<p><p>Read more: <a href="http://edablog.com/2011/12/12/t3ster-flotherm/">Mentor Graphics Offers JESD51-14 Compliant Thermal Characterization Solution</a></p><p align="center"><a href="http://api.tweetmeme.com/share?url=http://edablog.com/2011/12/12/t3ster-flotherm/"><img src="http://api.tweetmeme.com/imagebutton.gif?url=http://edablog.com/2011/12/12/t3ster-flotherm/" height="61" width="51" /></a></p>
<p align="center"><a href="http://twitter.com/edablog">Twitter @edablog</a> : : <a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a> : : <a href="http://daddyforever.com/">Dad Blog</a><br />© 2011 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : EDA Blog is a trademark of Online Destiny Ltd</p>]]></content:encoded>
			<wfw:commentRss>http://edablog.com/2011/12/12/t3ster-flotherm/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>Mentor Questa and Veloce Verification Tools Support ARM Cortex A7, A15 MPCore</title>
		<link>http://edablog.com/2011/11/10/simulation-emulation/</link>
		<comments>http://edablog.com/2011/11/10/simulation-emulation/#comments</comments>
		<pubDate>Thu, 10 Nov 2011 16:33:01 +0000</pubDate>
		<dc:creator>Ken Cheung</dc:creator>
				<category><![CDATA[Models, Simulations]]></category>
		<category><![CDATA[A15 MPCore]]></category>
		<category><![CDATA[A7 MPCore]]></category>
		<category><![CDATA[AMBA]]></category>
		<category><![CDATA[ARM]]></category>
		<category><![CDATA[Cortex]]></category>
		<category><![CDATA[Emulation]]></category>
		<category><![CDATA[functional verification]]></category>
		<category><![CDATA[Mentor Graphics]]></category>
		<category><![CDATA[Questa]]></category>
		<category><![CDATA[simulation]]></category>
		<category><![CDATA[Veloce]]></category>
		<category><![CDATA[verification]]></category>

		<guid isPermaLink="false">http://edablog.com/?p=7368</guid>
		<description><![CDATA[According to Mentor Graphics, their Questa and Veloce functional verification platforms have expanded their support for designs based on the latest ARM Cortex processors and AMBA bus interfaces. The Questa Codelink with support for ARM Cortex A7, Cortex A15, other Cortex A-family, Cortex R-family, and Cortex M-family processors and Questa Verification IP with support for [...]]]></description>
			<content:encoded><![CDATA[<p>According to Mentor Graphics, their Questa and Veloce functional verification platforms have expanded their support for designs based on the latest ARM Cortex processors and AMBA bus interfaces. The Questa Codelink with support for ARM Cortex A7, Cortex A15, other Cortex A-family, Cortex R-family, and Cortex M-family processors and Questa Verification IP with support for AMBA4 ACE are available now.</p>
<p><p>Read more: <a href="http://edablog.com/2011/11/10/simulation-emulation/">Mentor Questa and Veloce Verification Tools Support ARM Cortex A7, A15 MPCore</a></p><p align="center"><a href="http://api.tweetmeme.com/share?url=http://edablog.com/2011/11/10/simulation-emulation/"><img src="http://api.tweetmeme.com/imagebutton.gif?url=http://edablog.com/2011/11/10/simulation-emulation/" height="61" width="51" /></a></p>
<p align="center"><a href="http://twitter.com/edablog">Twitter @edablog</a> : : <a href="http://embeddedstar.tradepub.com/">Free Trade Publications</a> : : <a href="http://www.embeddedstar.com/careers/">Jobs</a> : : <a href="http://edablog.com/">EDA Blog</a> : : <a href="http://fpgablog.com/">FPGA Blog</a> : : <a href="http://www.embeddedstar.com/">Embedded Star</a> : : <a href="http://edageek.com/">EDA Geek</a> : : <a href="http://daddyforever.com/">Dad Blog</a><br />© 2011 <a href="http://www.onlinedestiny.com/">Online Destiny Ltd</a> : : EDA Blog is a trademark of Online Destiny Ltd</p>]]></content:encoded>
			<wfw:commentRss>http://edablog.com/2011/11/10/simulation-emulation/feed/</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
	</channel>
</rss>

