EDA Blog - electronic design automation, embedded systems, ic

Share/BookmarkSubscribe
'IP Cores' Category Archive

Xtensa 8 Customizable Dataplane Processor Core for Embedded Control

Posted by Ken Cheung in IP Cores on Monday, October 19, 2009

Tensilica announced the Xtensa 8 customizable processor. The Xtensa 8 low-power dataplane processor core (DPU) starts at a size of only 15,000 gates, consuming less than 0.05mm squared in 40nm process technology. It is one of the smallest licensable controller cores on the market. With power dissipation starting at only 12 µW/MHz, it is also [...]

DesignWare DDR3/2 PHY, Controller IP Support 2133 Mbps, 1.35V DDR3L

Posted by Ken Cheung in IP Cores on Wednesday, September 9, 2009

Synopsys DesignWare DDR3/2 PHY and digital controller IP now supports the emerging 1866 and 2133 Megabits per second (Mbps) data rates currently being added to the JEDEC DDR3 standard. The DDR3/2 PHY also supports the Low Voltage DDR3L specification that runs at 1.35V, making the DesignWare IP ideal for power-conscious designs where the change from [...]

apt-X Lossless Audio Compression

Posted by Ken Cheung in IP Cores on Tuesday, September 1, 2009

apt-X Lossless, is APTX’s new, adaptive, lossless audio coding scheme. apt-X Lossless out-performs other lossless audio coding schemes — including FLAC, in a number of emerging application scenarios that depend upon the efficient transmission of high-quality audio over wireless channels and networks. apt-X Lossless audio codec is implemented as C and C++ code, and has [...]

MIPS Technologies and Sigma Designs Enable Android on HD Screens

Posted by Ken Cheung in IP Cores,RTOS,Wireless on Thursday, August 27, 2009

MIPS Technologies and Sigma Designs have teamed together to bring the full high-definition (HD) experience to the Android platform. To enable Android to run on an HD screen rather than the small screen of a mobile handset, Sigma and MIPS enhanced the Android libraries and the MIPS architecture. Sigma Designs extended libraries within Android to [...]

Synopsys DesignWare IP for HDMI Interface

Posted by Ken Cheung in IP Cores on Thursday, August 13, 2009

Synopsys rolled out silicon-proven High-Definition Multimedia Interface (HDMI) transmitter and receiver digital controllers and PHY IP solutions as part of their DesignWare IP portfolio. Synopsys’ DesignWare IP for the HDMI interface is compliant to the standard specification and supports High-bandwidth Digital Content Protection (HDCP). The IP is available in leading process technologies from 90nm down [...]

The SPIRIT Consortium Merges with Accellera

Posted by Ken Cheung in IP Cores on Friday, June 12, 2009

The organizations’ Boards of Accellera and The SPIRIT Consortium have agreed to a merger of the two Electronic Design Automation (EDA) industry organizations. The union improves the development of language-based and IP standards. Accellera is the leading standards organization developing language-based standards used by system, semiconductor, Intellectual Property (IP) and EDA companies. The SPIRIT Consortium [...]

Synopsys DesignWare SATA IP for SATA 6Gbps Data Transfer Rate

Posted by Ken Cheung in IP Cores on Wednesday, May 27, 2009

Synopsys unveiled the DesignWare SATA AHCI host and device digital controller IP for the latest SATA 6 Gigabit per second (Gbps) data transfer rate as defined in the Serial ATA (SATA) Revision 3.0 specification. This doubles the data rate of the previous (version 2.6) specification. DesignWare SATA IP speeds the deployment of the 6Gbps interface [...]

SystemRDL 1.0 Specification for IP Blocks

Posted by Ken Cheung in IP Cores,Models, Simulations on Monday, May 18, 2009

The SPIRIT Consortium released the SystemRDL specification. SystemRDL is a language for the design and delivery of registers to be used in IP blocks within electronic designs. The SystemRDL semantics support the entire life-cycle of registers from specification, model generation, and design verification to maintenance and documentation. Registers are not just limited to traditional configuration [...]

SMIC 65-nanometer Low Leakage Process IP Portfolio

Posted by Ken Cheung in Foundry,IP Cores on Friday, May 15, 2009

Semiconductor Manufacturing International Corporation (SMIC) announced a set of 65-nanometer low leakage process IPs. SMIC’s new 65nm IPs includes a set of six memory compilers, which enable the intelligent and rapid generation of memory blocks in bulk and on the fly. The compilers feature memories optimized for very high performance and also optimized for performance [...]

MIPS Technologies Sells Analog Business Group to Synopsys

Posted by Ken Cheung in IP Cores on Friday, May 8, 2009

Synopsys has acquired the Analog Business Group of MIPS Technologies for $22 million in cash. As a result of the acquisition, Synopsys’ DesignWare intellectual property (IP) portfolio will gain a new family of analog IP such as Analog-to-Digital Converters, Digital-to-Analog Converters, Audio Codecs, and Power Management. It will also add HDMI TX and RX protocols [...]

« Newer Posts || Older Posts »

Custom Search

EDA Blog Newsletter
Don't have time to visit EDA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.