Texas Instruments Introduces ULP Advisor Software Code Analysis Tool
Texas Instruments introduced the ULP (Ultra-Low Power) Advisor software code analysis tool. The TI ULP Advisor tool provides a static code analyzer that flags software code and offers ultra-low-power tips and tricks to help developers understand where to improve code, line by line. This results in milliamps and nanoamps saved in designs for ultimate low-power [...]
HiPer Simulation A/MS Features Tools from Tanner EDA, Aldec
Tanner EDA and Aldec teamed together on HiPer Simulation A/MS, which is an integrated co-simulation solution for analog and mixed-signal (A/MS) design. HiPer Simulation A/MS includes Tanner EDA’s T-Spice analog design capture and simulation tool, and Aldec’s Riviera-PRO mixed language digital simulator. The integrated solution helps both analog and digital designers to seamlessly resolve A/MS [...]
Carbon Design Systems Launches Performance Analysis Kits
Carbon Design Systems is accelerating the analysis, optimization and verification of system-on-chip (SoC) performance with their new Carbon Performance Analysis Kits (CPAK). The CPAK family for ARM Cortex processors includes reference hardware and software designs along with analysis and debug software for the Cortex-A9, Cortex-A15 and Cortex-A7 cores, and the ARM big.LITTLE subsystem. The CPAK [...]
Cadence Adds In-Circuit Acceleration to System Development Suite, Expands VIP Catalog
Cadence Design Systems made two announcements today. First, the company developed new in-circuit acceleration based on the Incisive and Palladium XP platforms for their System Development Suite. Cadence’s second announcement involved extensions to the Verification IP Catalog for acceleration and emulation that enable engineers to go beyond simulation to speed verification of large-scale SoCs, sub-systems [...]
STMicroelectronics Introduces STM3220G-JAVA Starter Kit
STMicroelectronics introduced the STM3220G-JAVA Starter Kit. The STM3220G-JAVA kit is a complete platform for evaluating the development of embedded applications in Java for the STM32 F2 series microcontrollers. The new Java tool includes an evaluation version of IS2T’s MicroEJ Software Development Kit (SDK) and the STM32F2 series microcontroller evaluation board providing everything engineers need to [...]
Sigrity Launches XcitePI IO Interconnect Model Extraction
Sigrity launched their XcitePI IO Interconnect Model Extraction and Assessment software. The tool provides accurate system-level analysis of high-speed channels and buses by generating precise chip IO power/ground and signal interconnect models. XcitePI IO Interconnect Model Extraction is available on Windows and Linux platforms. Prices start at $108,000 for a 3-year license. The new tool [...]
SynaptiCAD Verilog2VHDL Tool Now Supports Verilog 2005
SynaptiCAD rolled out a new version of their Verilog2VHDL tool. The SynaptiCAD V2V tools translate bidirectionally between Verilog and VHDL source code. The translators are are ideal for converting behavioral and/or RTL-level code to a preferred design language. The V2V translation software is available on Windows and Linux. The SynaptiCAD software can be licensed on [...]
ANSYS Introduces RedHawk-3DX 20nm Power Sign-off Solution
ANSYS launched RedHawk-3DX, which is a fourth-generation power sign-off solution. RedHawk-3DX is designed to meet the power, performance and price demands of low-power mobile, high-performance computing, consumer and automotive electronics. RedHawk-3DX extends previous generations’ capabilities to address sub-20 nanometer (nm) designs with 3+ gigahertz performance and billions of gates. It is also architected to support [...]
Xilinx Vivado Design Suite Supports All Programmable Devices
Xilinx introduced their Vivado Design Suite, which is an IP and system-centric design environment for accelerating the design of all programmable devices. The Vivado Design Suite version 2012.1 is available as part of an early access program. Public access will start with version 2012.2 early this summer, followed by WebPACK availability and Zynq-7000 extensible processing [...]
Mentor Graphics Introduces Questa Functional Verification Platform v10.1
Mentor Graphics rolled out version 10.1 of their Questa functional verification platform. The 10.1 release features increased simulation and verification performance, enhanced support of the Universal Verification Methodology (UVM), accelerated coverage closure, and low power verification with comprehensive Unified Power Format (UPF) support. Questa functional verification platform is a tightly integrated solution for the functional [...]
If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.
