EDA Blog » DSPs

Tensilica Unveils ConnX BBE32UE Digital Signal Processor IP Core

Ken Cheung — Wed, 29 Feb 2012 18:16:24 +0000

Tensilica introduced their ConnX BBE32UE digital signal processor IP core. The ConnX BBE32UE DSP core is ideal for baseband SOC (system-on-chip) designs. Coupled with Tensilica Baseband Dataplane processors (DPUs), the new core can help engineers realize a fully software programmable, flexible modem for LTE-Advanced user equipment category 7 PHY (Layer 1) in less than 200mW (28 nm HPL process). The ConnX BBE32UE is available now for early access customers. General product release is planned for the third quarter of 2012.

Twitter @edablog : : Free Trade Publications : : Jobs : : EDA Blog : : FPGA Blog : : Embedded Star : : EDA Geek : : Dad Blog
© 2012 Online Destiny Ltd : : EDA Blog is a trademark of Online Destiny Ltd

Tensilica HiFi 3 Audio/Voice Digital Signal Processor IP Core

Ken Cheung — Tue, 10 Jan 2012 17:51:04 +0000

Tensilica introduced the HiFi 3 audio/voice digital signal processor intellectual property core for system-on-chip design. HiFi 3 DSP has an 80% increase in performance for the FFT (fast Fourier transform), FIR (finite impulse response), and IIR (infinite impulse response) math functions that are essential in audio pre- and post-processing. In addition, there’s a performance improvement of over 150% for most voice codecs compared to HiFi EP. The HiFi 3 has been delivered to lead customers. General availability will be in March.

TI TMDX5502EZDSP and TMDX5509EZDSP eZdsp Development Tools

Ken Cheung — Thu, 14 Apr 2011 14:02:01 +0000

Texas Instruments introduced the TMDX5502EZDSP and TMDX5509EZDSP development tools for C5502 and C5509A digital signal processors. The TI eZdsp development tools are credit card sized and do not require cables. The C5502 eZdsp development tool features a range of integrated peripheral devices, an XDS100v2 emulator, a complete version of CCS IDE v4 and access to chip support, optimized DSP, image and telecom library with source code. In addition to the features of the C5502 tool, the C5509A eZdsp development tool also includes a USB1.1 slave port and a microSD card slot. The TMDX5502EZDSP is available now for $89 (USD) and the TMDX5509EZDSP is priced at $99 and is also available now.

Twitter @edablog : : Free Trade Publications : : Jobs : : EDA Blog : : FPGA Blog : : Embedded Star : : EDA Geek : : Dad Blog
© 2011 Online Destiny Ltd : : EDA Blog is a trademark of Online Destiny Ltd

IntegrIT Nature DSP Signal+ for Tensilica HiFi Audio DSP

Ken Cheung — Thu, 16 Dec 2010 19:29:57 +0000

The IntegrIT NatureDSP Math library is now available for Tensilica’s HiFi Audio DSPs for system-on-chip (SOC) design. The NatureDSP Math library simplifies the software development process for design teams that want to port software codecs to the Tensilica HiFi Audio DSP. The IntegrIT Nature DSP Signal+ is a collection of signal processing routines needed for implementation of typical digital signal processing functions which efficiently utilize the HiFi Audio DSP architecture. It contains highly optimized routines for filtering, FFT, matrix, trigonometric and other math operations.

Twitter @edablog : : Free Trade Publications : : Jobs : : EDA Blog : : FPGA Blog : : Embedded Star : : EDA Geek : : Dad Blog
© 2010 Online Destiny Ltd : : EDA Blog is a trademark of Online Destiny Ltd

GE Intelligent Platforms AXISLib-GPU Math and DSP Library

Ken Cheung — Tue, 21 Sep 2010 11:21:28 +0000

GE Intelligent Platforms introduced AXISLib-GPU, which is a library of optimized math and DSP functions that supports the rapid development of multiprocessing applications that take advantage of the power of GPGPU (general purpose processing on a graphics processing unit) technology. AXISLib-GPU supports the development and speeds the deployment of high performance DSP and multiprocessing applications on GE’s NVIDIA CUDA-enabled GPGPU platforms (such as the IPN250, NPN240 and GRA111). AXISLib-GPU can operate in a standalone mode or as an integral software module within the AXIS Advanced Multiprocessor Integrated Software environment.

Tensilica FLAC Decoder for the Xtensa HiFi Audio DSP

Ken Cheung — Wed, 30 Jun 2010 17:28:37 +0000

Tensilica’s HiFi Audio DSP family of IP (intellectual property) cores for SOC (system-on-chip) design now features the Free Lossless Audio Codec (FLAC) decoder. FLAC is an audio format similar to MP3, but lossless so the audio is compressed without any loss in quality. It is not a proprietary format. As a result, FLAC is not encumbered by patents, and has an open-source reference implementation. Tensilica’s FLAC decoder supports both stereo and multi-channel formats.

VSIDE Integrated Development Environment for VSDSP DSP Family

Ken Cheung — Thu, 13 May 2010 16:19:43 +0000

VLSI Solution introduced the VSIDE integrated development environment for the V16/40-bit VSDSP digital signal processor family. VSIDE offers a complete set of development utilities, including an optimizing ANSI-C compiler, assembler, linker, and profiler. All programs are integrated into a simple-to-use, easy-to-learn package running on a PC / Windows XP or Vista platform.

Tensilica ConnX 545CK 8-MAC VLIW Digital Signal Processor Core

Ken Cheung — Thu, 22 Apr 2010 17:31:32 +0000

Tensilica announced Revision C of the ConnX 545CK 8-MAC (multiply-accumulate) VLIW (very long instruction word) DSP (digital signal processor) core for system-on-chip (SOC) designs. In 65GP optimized for high speed, the ConnX 545CK delivers over 600 MHz operation. The third generation dataplane processor (DPU) core deliver up to 20% faster clock speed, 11% smaller die and up to 30% lower power consumption. The ConnX 545CK Revision C is available now.

Tensilica ConnX BBE16 BaseBand Engine DSP

Ken Cheung — Mon, 08 Feb 2010 17:49:58 +0000

The ConnX BBE16, from Tensilica, is a second generation baseband engine for LTE (long-term evolution) and 4G baseband SOC (system-on-chip) designs. The ConnX BBE16 is an ultra-high performance 16-MAC fixed-point DSP engine. It is based on an 8-way SIMD (Single Instruction, Multiple Data), 3-issue VLIW (Very Long Instruction Word) architecture with two 128-bit load/store units. It is a click-box configuration option with the configurable Xtensa LX3 processor core. Designers can also choose from a number of other configuration options (memories, interfaces, etc.) when designing their core. The ConnX BBE16 and an evaluation kit will be available in the second quarter of 2010.

Tensilica HiFi EP Audio DSP IP Core

Ken Cheung — Mon, 01 Feb 2010 19:47:41 +0000

Tensilica launched HiFi EP, which is a superset of the HiFi 2 architecture that is optimized for simultaneous multichannel codec support and/or continuously expanding audio pre- and post-processing in home entertainment products such as Blu-ray Disc players, digital television (DTV), and Smartphones. HiFi EP has also been enhanced for efficient, high-quality voice pre- and post-processing. The enhancements result in up to 40% lower power and up to a 50 percent size reduction.