EDA Blog - electronic design automation, embedded systems, ic

'DSPs' Category Archive

Tensilica ConnX BBE16 BaseBand Engine DSP

Posted by Ken Cheung in DSPs, IP Cores on Monday, February 8, 2010

The ConnX BBE16, from Tensilica, is a second generation baseband engine for LTE (long-term evolution) and 4G baseband SOC (system-on-chip) designs. The ConnX BBE16 is an ultra-high performance 16-MAC fixed-point DSP engine. It is based on an 8-way SIMD (Single Instruction, Multiple Data), 3-issue VLIW (Very Long Instruction Word) architecture with two 128-bit load/store units. [...]

Tensilica HiFi EP Audio DSP IP Core

Posted by Ken Cheung in DSPs, IP Cores on Monday, February 1, 2010

Tensilica launched HiFi EP, which is a superset of the HiFi 2 architecture that is optimized for simultaneous multichannel codec support and/or continuously expanding audio pre- and post-processing in home entertainment products such as Blu-ray Disc players, digital television (DTV), and Smartphones. HiFi EP has also been enhanced for efficient, high-quality voice pre- and post-processing. [...]

CEVA Application Optimizer for C-based Development of DSP Cores

Posted by Ken Cheung in DSPs, EDA Tools, IP Cores on Monday, December 7, 2009

CEVA launched the Application Optimizer, which is an integrated optimizing toolchain that enables an end-to-end, fully C-based development flow for licensable DSP cores. Available as part of the CEVA-Toolbox Software Development Environment, the Application Optimizer enables application developers to easily develop software for CEVA’s DSPs purely in C-Level, eliminating any hand-written assembly coding. This results [...]

Microchip PIC32 DSP Library

Posted by Ken Cheung in DSPs on Monday, April 6, 2009

Microchip Technology introduced their no-cost, royalty-free high performance PIC32 DSP Library. The new library can execute a 256-point, 16-bit RADIX-2 Fast Fourier Transform (FFT) in 283 microseconds. The free evaluation version of the MPLAB C Compiler for PIC32 MCUs, with the new PIC32 DSP Library, can be downloaded. The full version of the C Complier [...]

Digital Radio Mondiale Decoder on HiFi 2 Audio DSP

Posted by Ken Cheung in DSPs, IP Cores on Monday, March 30, 2009

Tensilica is offering the Digital Radio Mondiale (DRM) decoder for their HiFi 2 Audio DSP. The implementation is based on software developed by Dolby and has passed Dolby’s certification procedure. As a result, Tensilica’s HiFi 2 Audio DSP core can be used to run all decoders required throughout the world for digital radio. Tensilica’s HiFi [...]

CEVA-HD-Audio DSP Solution

Posted by Ken Cheung in DSPs on Thursday, January 15, 2009

CEVA, Inc. (Nasdaq: CEVA) (LSE: CVA) introduced the CEVA-HD-Audio single-core solution for HD audio applications. The CEVA-HD-Audio configurable and programmable platform is ideal for home entertainment and consumer products — including Blu-ray DVDs, DTVs, set-top boxes and other home A/V devices. The CEVA-HD-Audio solution is currently available for licensing.

Ambarella A5 Hybrid Camera Platform

Posted by Ken Cheung in DSPs, Reference Design on Monday, January 5, 2009

Ambarella, Inc. introduced the A5 system-on-a-chip (SoC) platform for hybrid cameras. The A5 platform features 10 mega-pixel (MP) still images, full high-definition (HD) recording, and simultaneous dual-resolution recording for fast internet sharing. The A5 SoC platform enables consumers to take high-quality photos and video in affordably priced pocket-sized cameras. Consumer hybrid cameras based on the [...]

Digital Signal Processing Theory Architecture and Algorithms Course

Posted by Ken Cheung in DSPs, Events, Training on Thursday, October 2, 2008

The Institute for System Level Integration and Steepest Ascent Ltd. will host a digital signal processing course at the Bath Innovation Centre on October 20-23, 2008. The 4-day intensive course will focus on digital signal processing, architectures, and algorithms. The event will provide attendees with a solid and intuitive understanding of the essential digital signal [...]

BDTI Benchmarks for picoChip PC102 multicore-DSP

Posted by Ken Cheung in DSPs, Research on Wednesday, November 28, 2007

According to Berkeley Design Technology (BDTI) benchmarks, picoChip’s PC102 multicore signal processing device has a 40-fold advantage in price-performance over traditional DSP processors solutions in key communications benchmarks, and 8-times higher absolute performance.
The BDTI Communications Benchmark (OFDM)(TM) shows that the PC102 picoArray(TM) can implement 14 benchmark channels in a single device running 160MHz. This represents [...]

DSPedia Technical Course

Posted by Ken Cheung in DSPs, Events, Training on Thursday, October 25, 2007

hueggenberg is offering a technical course on theory, algorithms, and architectures of digital signal processing. The course will take place from November 6th to 9th, 2007 in Munich. The four day course will be conducted in English and covers the basics of signal processing and the generic DSP system via frequency domain analysis, digital filtering, [...]

Older Posts »

 
EDA Blog Newsletter
Don't have time to visit EDA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.