EDA Blog - electronic design automation, embedded systems, ic

Share/BookmarkSubscribe

2013 Design and Verification Conference

Posted by Ken Cheung in Events, Training on Friday, December 21, 2012

2013 Design and Verification Conference (DVCon)

The 2013 Design and Verification Conference (DVCon) will feature twelve technical sessions, ten tutorials, a poster session with over twenty posters being presented, and two panels throughout the conference. DVCon is a conference for the discussion of the functional design and verification of electronic systems. The event is sponsored by Accellera Systems Initiative, an independent, not-for profit organization dedicated to creating design and verification standards. VCon will take place February 25 – 28 at the DoubleTree Hotel in San Jose, California.

The first panel, “Where Does Design End and Verification Begin?” will be held on Wednesday beginning at 8:30am in the Oak Ballroom. It will be moderated by Brian Hunter of Cavium, Inc. The Industry Leaders panel will also be held on Wednesday, beginning at 3:30pm in the Oak/Fir Ballroom. Poster sessions will be held on Tuesday from 10:30-11:30am. The DVCon Expo will be open on Tuesday and Wednesday from 3:30-6:30pm.

2013 Design and Verification Conference Topics

  • Lessons from the Trenches: Migrating Legacy Verification Environments to UVM
  • Increasing Productivity with SystemC in Complex System Design and Verification
  • Low Power Design, Verification, and Implementation with IEEE 1801 UPF
  • User Experiences at the Forefront of Mixed-Signal Design and Verification
  • Deployment of UCIS
  • Formal and Semi-Formal Techniques
  • The Changing Landscape in Functional Verification – Don’t Get Left Behind
  • Verification Process and Resource Management
  • System-on-Chip Design and Verification
  • Verification Techniques
  • Opportunities, Challenges, and Collaboration
  • Where Does Design End and Verification Begin?
  • ESL and/or TLM
  • Hardcore UVM
  • Mixed-Signal/Power Aware Design and Verification
  • Best Practices in Verification Planning

More info: DVCon 2013

Related Posts with Thumbnails

Custom Search

EDA Blog Newsletter
Don't have time to visit EDA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.