EDA Blog - electronic design automation, embedded systems, ic

home : : contact : : eda news : : embedded : : fpga : : free journals : : jobs
Share/BookmarkSubscribe

Jasper Design Automation Formal Verification Proof Kits

Posted by Ken Cheung in EDA Tools on Monday, February 22, 2010
»
«

Jasper Design Automation rolled out Proof Kits for LPDDR1 and LPDDR2, and DDR3 SDRAM. The new LPDDR and DDR3 Proof Kits both speed verification for these high-demand memories, and ensure conformance with industry standards. The new DDR Proof Kits are currently available as a chapter within Jasper Formal Testplanner, and provided at no additional charge to current licensees of Formal Testplanner.

The Jasper Proof Kits are sets of properties, written in SystemVerilog, related to standard JEDEC interface protocols. Each Proof Kit includes a Formal Testplan providing detailed instructions on verifying DDR designs, plus properties for the protocol that the JasperGold Verification System can prove against designs employing the standard. LPDDR solutions are experiencing high growth in mobile and embedded markets as demand for the low-power parts surges.

More info: Jasper Design Automation

Related Posts with Thumbnails

Custom Search

EDA Blog Newsletter
Don't have time to visit EDA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.