EDA Blog - electronic design automation, embedded systems, ic

CoWare SBL-301 SystemC Bus Library for Platform Architect and AMBA

Posted by Ken Cheung in EDA Tools on Thursday, October 22, 2009

The CoWare SBL-301 SystemC Bus Library for Platform Architect enables early configuration, exploration, and optimization of next-generation system-on-chip (SoC) architectures using AMBA technology-based virtual platforms in SystemC. The new CoWare SBL-301 SystemC Bus Library and architecture design solution featuring CoWare Platform Architect and AMBA designer ADR-301 is available for early customer evaluation now. Production release is expected in December 2009.

As of a result of a partnership between Coware and ARM, CoWare will directly distribute and support the ARM AMBA designer ADR-301 tool for use with Platform Architect. The integration between CoWare Platform Architect and the AMBA designer ADR-301 tool efficiently manages the configuration information for the system-level exploration, uses the configuration checks in AMBA designer ADR-301 tool to validate candidate architectures, and adds the detailed settings in AMBA designer ADR-301 used for RTL verification and implementation. RTL generation licenses for all AMBA Systems IP, including the AMBA NIC-301 Network Interconnect and Low Power DDR Controllers are available from ARM.

CoWare virtual platforms for architecture design are the virtualized representation of an electronic system used for the purpose of system-level performance analysis and architecture optimization. The CoWare Platform Architect flow provides system architects with the ability to efficiently capture the dynamic performance workloads of each application subsystem of a multi-function SoC in the form of transaction traffic, months before software is available and with minimum modeling effort using a well-defined, repeatable methodology.

CoWare Platform Architect Flow Highlights

  • Fast and accurate SBL-301 SystemC Bus Library that fully models the AMBA NIC-301 Network Interconnect at the transaction-level for architecture exploration and performance optimization.
  • System-level visibility in the Platform Architect graphical environment for AMBA protocol-aware transaction tracing, statistical analysis of interconnect performance at its ports and internally across hierarchical transaction paths, interconnect resource utilization and contention statistics enabling performance measurement of transaction count, transaction throughput, latency, and more.
  • Configurability in Platform Architect across a broad range of AMBA NIC-301 Network Interconnect architectures and parameter settings. Configurations in Platform Architect can be set at run-time, enabling efficient simulation sweeping, data collection, sensitivity analysis, root cause analysis, and the optimization of performance and cost from thousands of candidate architectures.

More info: ARM | CoWare

Related Posts with Thumbnails
 
EDA Blog Newsletter
Don't have time to visit EDA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.