Sigasi HDT Public Beta Program
Sigasi launched the Public Beta Program for Sigasi HDT, which is an Intelligent Development Environment (IDE) for VHDL. The Sigasi HDT design platform for VHDL features an ultra-fast VHDL parser and compiler that run transparently in the background. The tool enables digital designers to make modifications faster and smarter. Sigasi HDT increases design productivity for both occasional and experienced VHDL designers, by helping them to write, inspect, and reuse their designs in an intuitive way.
More info: Sigasi HDT Public Beta Program
Custom Search
EDA Blog Newsletter
Don't have time to visit EDA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.
If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.