Jasper Interactive Analysis and Debugging Patent

Jasper Design Automation has been awarded U.S. Patent No. 7,506,288 for “interactive analysis and debugging of a circuit design during functional verification of the circuit design.” The Jasper technology enables users performing functional verification on a circuit design to accelerate design analysis and debug by removing the necessity for sequential tasks.

More info: Jasper Design Automation