EDA Blog - electronic design automation, embedded systems, ic

Share/BookmarkSubscribe

IEEE 1801 Standard for Design and Verification of Low Power ICs

Posted by Ken Cheung in EDA Tools on Thursday, March 19, 2009

The IEEE has approved a new IEEE 1801 standard for Design and Verification of Low Power Integrated Circuits. The standard is also known as Unified Power Format (UPF) 2.0. UPF (first developed by Accellera) and is currently supported by multiple vendors and is in use worldwide. This is the first time that UPF has undergone an IEEE standardization effort. The IEEE 1801 standard provides portability of low-power design specifications that can be used with a variety of commercial products throughout an electronic system design, analysis, verification and implementation flow. Enhancements to UPF in the new standard include support for bias supplies (N-well, P-well, Deep-N-Well, and Deep-P-Well), greater flexibility and capabilities in specification of power states, and enhanced semantic capabilities for merged power domains.

More info: IEEE Standards Association

Related Posts with Thumbnails

Custom Search

EDA Blog Newsletter
Don't have time to visit EDA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.