EDA Blog - electronic design automation, embedded systems, ic

Share/BookmarkSubscribe

Designing an Efficient HD Audio Chip Webinar

Posted by Ken Cheung in Events, Training on Tuesday, March 17, 2009

CEVA is offering a webinar entitled, “Designing an Efficient HD Audio Chip – Challenges and Considerations for DSP Selection.” The webinar will take place Tuesday, March 24, 2009 at 9 am PT (12 noon ET). The webinar will describe efficient implementation of HD-Audio applications by using the CEVA-TL3210 DSP Core.

Webinar Topics

  • HD-Audio (Blu-ray and Digital TV) requirements
  • The CEVA-TL3210 DSP Core architecture and capabilities
  • Implementation description and characteristics of the most complex HD-Audio scenarios on the CEVA-TL3210

The webcast will describe the requirements for HD-Audio in Blu-ray Disk and Digital TV applications. This will be followed by a description of the CEVA-TL3210 DSP core features and capabilities. Afterwards, an explanation on how CEVA-TL3210 is used for the most intensive and complex HD-Audio use-cases in the Multimedia market. A detailed description of each use-case and its performance characteristics will conclude the session. The online seminar targets DSP application engineers and architects who plan to implement audio applications using a programmable core.

More info: Designing an Efficient HD Audio Chip – Challenges and Considerations for DSP Selection

Related Posts with Thumbnails

Custom Search

EDA Blog Newsletter
Don't have time to visit EDA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.