EDA Blog - electronic design automation, embedded systems, ic

Share/BookmarkSubscribe

Geensys ASIM for AUTOSAR Builder

Posted by Ken Cheung in Models, Simulations on Friday, March 6, 2009

Geensys introduced the ASIM simulation module for their AUTOSAR Builder tool suite. ASIM for AUTOSAR Builder provides a comprehensive, PC-based solution for validating and verifying AUTOSAR systems early in the development cycle. ASIM for AUTOSAR Builder will initially operate at the Virtual Functional Bus (VFB) and ECU levels. Network level simulation will be added later. ASIM for AUTOSAR Builder’s Network-level simulation facilitates the validation and verification of multiple SWCs and ECUs within the context of an entire system topology including network data.

ASIM for AUTOSAR Builder’s VFB-level simulation capability facilitates the validation and verification of AUTOSAR Software Components (SWCs) independently of any hardware constraints and topology mapping. It focuses on the higher level of functional behaviour of applications within the context of three layers of abstraction – the interface definition, behaviour definition and implementation definition. For the interface definition layer, the ports and associated interfaces of an SWC that enable communication with other SWCs and underlying Basic Software (BSW) services are validated and verified. For the behavioural layer, the “runnables” in terms of real-time properties and execution semantics such as scheduling, triggering and activation sources are validated and verified. The implementation layer deals with the validation and verification of resource consumption.

ASIM for AUTOSAR Builder’s ECU-level simulation capability facilitates the validation and verification of specific ECU implementations as part of a hardware topology. The use of AUTOSAR’s underlying standard BSW services, such as the ECU State Manager, the NVRAM Manager and the Communication Manager, by an SWC to fulfil specific tasks can significantly affect the functional behaviour of the SWC requesting them as well as highlight non-functional flaws due to implementation artefacts. ECU-level simulation enables their impact to be thoroughly assessed.

More info: Geensys

Related Posts with Thumbnails

Custom Search

EDA Blog Newsletter
Don't have time to visit EDA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.