Preview of VHDL 4.0
Aldec will be presenting a seminar at 11am (Pacific Daylight Time) on Thursday, July 24, 2008. Aldec will give an overview of the most important extensions to VHDL 4.0 approved by Accelera committee for IEEE balloting in 2008, as the part of forthcoming IEEE standard 1076 revision. All new features maintain backwards compatibility to ensure that old designs work without changes, but allow faster creation of better quality new code.
Agenda
- Merging of several closely related standards (e.g. IEEE Std 1164) into the main VHDL standard
- Unification and extension of the signal assignment statements
- Improved existing and added new operators
- Enhanced generate statements
- Inclusion of PSL simple subset and VHPI
- New fixed-point arithmetic packages
- Support for IP encryption
More info: AVMSVI-03 - Preview of VHDL 4.0
If you found this page useful, bookmark and share it on:
Possibly of Interest
- IMEC CleanC Analysis Tools
- Microsoft Robotics Studio October Community Tech Preview (CTP)
- Aldec ALINT Verilog Design Rule Checker
- Femtocell Access Points
- WiMAX Strategy
EDA Blog Newsletter
Don't have time to visit EDA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.
If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.
