EDA Blog - electronic design automation, embedded systems, ic

Share/BookmarkSubscribe

Teklatech FloorDirector for Floorplanning

Posted by Ken Cheung in EDA Tools on Tuesday, June 24, 2008

Teklatech recently announced FloorDirector, which is an advanced floorplanning software tool. FloorDirector offers SoC power-shaping, clock-cycle stretching, and robustness to on-chip-variation, accelerating the broad adoption of advanced nanometer geometries. The new tool combines powerful power signature analysis and automated power peak reduction providing better results, improved yield and a more efficient solution for a wide range of SoC applications, including multimedia, DSP, wireless, networking and mobile.

The FloorDirector floorplanning engine analyzes the dynamic power signature of every system block and identifies initiators of critical voltage drop chains in the design. Utilizing novel power shaping techniques and statistical clock timing analysis, FloorDirector provides system-level IR drop solutions while maintaining scalable clock-level synchronization. This allows engineers to floorplan a chip for optimal power peak flattening, leading to reduced dynamic IR drop and hence improving overall signal and power integrity.

Until now, semiconductor companies have had to solve power related issues at the physical level, incurring significant design risk and overhead. FloorDirector reduces dynamic IR drop and supply noise by intelligent power shaping, flattening power peaks, thus improving signal and power integrity. The tool enables semiconductor design teams to address dynamic power issues, optimizing their SoCs for low power and minimizing supply noise in early design phases, with minimum risk and cost.

In today’s SoC designs, dynamic power peaks are of increasing significance. They can lead to ground and power bounces, impairing signal integrity and noise margins, and forcing conservative constraints on SoC implementation. Voltage drops and supply noise will lead to unpredictable signal integrity, power integrity and timing effects and may cause a silicon failure. Mixed-signal SoCs encounter additional challenges due to noise coupling between digital and analog parts which degrades RF performance.

More information: Teklatech

Related Posts with Thumbnails

Custom Search

EDA Blog Newsletter
Don't have time to visit EDA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.