UMC Foundry Design Kit for Cadence Virtuoso

Posted by Ken Cheung in EDA Tools on Monday, January 21, 2008

Cadence Design Systems, Inc. (NASDAQ:CDNS) and UMC (NYSE: UMC, TSE: 2303) recently announced 65nm Foundry Design Kits (FDKs) for the Cadence® Virtuoso® 6.1 custom design platform. The kits will be available for designers using UMC's logic/mixed-mode 65nm standard performance (SP) process and logic/mixed-mode RF 65-nanometer low-leakage (LL) process. The Cadence Virtuoso technology helps accelerate silicon-accurate design of analog, mixed-signal and RF devices.

The 65nm design kits will help designers more quickly realize the performance and power consumption advantages of UMC's 65nm SP and RF LL technology. Integrating the performance and productivity features in the new Virtuoso platform with UMC's FDKs will dramatically accelerate development time and help companies meet their timing-critical market windows for their 65nm products.

More info: UMC Foundry Design Kit | Cadence

If you found this page useful, bookmark and share it on:

Possibly of Interest

 
EDA Blog Newsletter
Don't have time to visit EDA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:   

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.