News – 2007.07.11 – Early Edition

Ansoft Rolls Out SIwave v3.5 Full-Wave Electromagnetic Field Simulator
Ansoft Corporation (NASDAQ:ANST) released SIwave(TM) v3.5, a full-wave electromagnetic field simulator optimized for signal-integrity, power-integrity, and electromagnetic interference (EMI) analysis of high-speed printed circuit boards (PCBs) and complex integrated circuit (IC) packages.

Bosch Automotive Licenses ST’s BCD8 Process Technologies
STMicroelectronics (NYSE: STM), a leader in supplying semiconductors to the automotive market, announced the signing of an agreement with Bosch in which the world’s leading automotive electronic systems company will license ST’s state-of-the-art BCD8 process technology, enabling Bosch to design and manufacture highly integrated automotive products using this leading-edge technology in its own wafer fabrication plant. The move continues a close strategic partnership between the two companies extending over the last 20 years. For the first time, ST is also to share with Bosch its HVCMOS8 high-voltage CMOS process.

PULLNANO Consortium Reveals 32nm, 22nm CMOS Results
PULLNANO, a project sponsored by the European Commission within the 6th Framework Program (FP6), has reported several important results related to the future-generation 32nm and 22nm CMOS technology platforms, including the realization of a functional CMOS SRAM (Static Random Access Memory) demonstrator built using 32nm design rules. PULLNANO is a collective effort of 38 European partner organizations, including leading chip manufacturers, industry-orientated research institutions, universities and SMEs (Small and Medium Enterprises). The aim of PULLNANO is to develop advanced knowledge that will enable European chip manufacturers to maintain their strong presence in the worldwide microelectronics industry from 2010, when the 32nm generation of CMOS technology is expected to be commercially available.

AMCC Selects IDT Network Search Engine for Saguaro Evaluation Kit
IDT(R) (Integrated Device Technology, Inc.; NASDAQ: IDTI), a leading provider of essential mixed-signal semiconductor solutions that enrich the digital media experience, announced its LA-1 based network search engine (NSE) has been chosen for use by AMCC (NASDAQ: AMCC). AMCC has chosen the IDT NSE for its Saguaro evaluation kit based on the AMCC nP3705 packet processor. The IDT LA-1 based NSE addresses the demanding requirements of AMCC and enables the early development of advanced network infrastructure products by AMCC’s customers.

Optimal Debuts PakSi-TM Thermal Analysis for TSMC Reference Flow 8.0
Optimal Corporation(TM) announced IC package thermal analysis for TSMC’s Reference Flow 8.0. TSMC’s (TSE: 2330, NYSE:TSM) latest reference flow addresses 45-nanometer designs and features statistical timing analysis for intra-die variation, automated DFM hot-spot fixing and new dynamic low-power design methodologies. Reference Flow 8.0 is the latest generation of TSMC’s design methodology that increases yields, lowers risks and improves design margins.

free Portable Design

austriamicrosystems Unveils Microprocessor Supervisory Circuits
austriamicrosystems (SWX: AMS), a leading global designer and manufacturer of analog integrated circuits (ICs) for communications, industrial, medical and automotive applications, expanded its supervisory portfolio with the AS1925 and AS1926 single ultra low voltage microprocessor supervisory ICs.

Analog Devices Creates RF Design Tool for Short Range Wireless Devices
The Analog Devices, Inc. (NYSE: ADI) SRD Design Studio is for short range device (SRD) wireless link design and simulation. Available at no charge on ADI’s web site, SRD Design Studio assists users in evaluating, designing, and troubleshooting short range radio communications devices utilizing Analog Devices’ ADF70xx family of SRD transmitters and transceivers. The ADF70xx products are optimized for use in automatic meter reading, industrial automation, security, home automation, remote controls and other low-power wireless network and telemetry applications.

Simucad Rolls Out Multithreaded HiSIM
For simulating very large circuits consisting of multi-million elements, multi-threaded circuit simulation software is required. Multi-threaded SmartSpice has been in commercial use for many years, and all SPICE models, including BSIM3 and BSIM4, are multi-threaded. After extensive research and development, Simucad has completed the multi-threaded HiSIM model and released it for commercial applications.

PrismTech to Launch OpenSplice v3 in August
At the OMG(TM)’s annual Workshop on Distributed Object Computing for Real-time and Embedded Systems, PrismTech(TM) announced that OpenSplice(TM) Version 3 will formally be launched on August 15th 2007. OpenSplice Version 3 is a next-generation implementation of the OMG’s Data Distribution Service (DDS) that provides end-to-end QoS with predictable performance, high availability and fault tolerance across large numbers of heterogeneous computing nodes for mission-critical systems. OpenSplice’s performance, scalability, and real-time service delivery cannot be matched by commodity middleware, such as XML-based Web Services or J2EE(TM)/JMS-compliant messaging. OpenSplice Version 3 must be considered by any systems integrator looking to guarantee mission-critical performance in large-scale SOA-based integration projects.

Strategic Test Rolls Out First PCI Express Waveform Generators
Strategic Test, one of the world’s leading suppliers of PC-based instrument boards, has announced the availability of the world’s first PCI Express based Arbitrary Waveform Generator (AWG) boards. With synchronous multi-channel capability, the AWG boards are well suited for demanding signal processing applications that include I&Q signal generation, RADAR system development, communications testing, laser positioning, and HDTV signal generation.

Cadence, STARC Improve Manufacturability, Yield for 65nm Designs
Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic-design innovation, announced the availability of an advanced design flow to improve manufacturability and yield for 65 nanometer designs developed by STARC. The flow is based on the Cadence(R) Encounter(R) digital IC design platform and provides STARC member companies with integrated and enhanced design for manufacturing (DFM) and design for yield capabilities.