Power Optimization Web Seminar
Virage Logic and Tensilica are offering a free webinar on power optimization. The online seminar, titled Optimize for Performance or Power with Tensilica and Virage Logic Core-Optimized IP Kits, will take place on Wednesday, January 24th, at 11:00 a.m. PST (2:00 p.m. EST).
In this webinar, attendees can expect to learn how to utilize easy, instant access to a series of jointly developed Core-Optimized IP Kits that are specifically tuned for each of the Tensilica Diamond cores, allowing designers to optimize for performance or power requirements that can help deliver a greater competitive advantage and shorten time-to-market.
The Core-Optimized IP Kits target Tensilica's Diamond Standard processors, a set of six off-the-shelf synthesizable cores that range from area-efficient, low-power controllers to an audio processor and a high-performance DSP, all of which lead the industry in their respective categories both in lowest power and highest performance. The Core-Optimized IP Kits provide access to Virage Logic's silicon proven embedded memory IP and standard cell libraries to meet a variety of market requirements.
The one-hour web seminar is free and includes virtual soda and chips. You can register for the event here.
If you found this page useful, bookmark and share it on:
Possibly of Interest
- Advanced Design Methodology for Low-Power Applications Seminar
- Embedded Memory Webinar
- Seminar: Accelerating Silicon Success with Silicon Aware IP
- STMicroelectronics' Solutions for Power Line Communications
- ColdFire IP Webinar
If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.
