EDA News - 2007.01.18
- Virage Logic, Tensilica Offer Power Optimization Web Seminar
Virage Logic Corporation (NASDAQ:VIRL), the semiconductor industry's trusted IP partner and pioneer in Silicon Aware IP(TM), announced that it will partner with Tensilica to present a free online technical webinar titled "Optimize for Performance or Power with Tensilica and Virage Logic Core-Optimized IP Kits." - NEC Reduces Power Consumption with New 55nm Cell-Based IC
NEC Electronics introduced CB-55L, a cell-based integrated circuit (CBIC) that utilizes the company's 55-nanometer (nm) UX7LS process technology. The latest addition to NEC Electronics' ASIC lineup has superior power consumption characteristics, demonstrating a 40 percent reduction in power consumption from the previous 90-nanometer CB-90M. CB-55L also offers more than double the density of previous devices, and offers very high reliability by resolving parameter variations often encountered at advanced process technology nodes. This combination of features makes the CB-55L ideal for portable battery-operated devices such as digital still cameras and digital video cameras, which have stringent power consumption requirements. - CoWare Names Scott Kleinberg as CFO
CoWare(R), Inc., the leading supplier of platform-driven electronic system-level (ESL) design software and services, announced that Scott Kleinberg has been selected as the company's new CFO. Kleinberg is responsible for accounting and financial management for CoWare worldwide and reports to CoWare president and CEO, Alan Naumann. - Microchip, Labcenter Debut MPLAB IDE Plug-in for System-Level Simulation
Microchip Technology Inc. [NASDAQ: MCHP], a leading provider of microcontroller and analog semiconductors, and Labcenter Electronics Ltd, a world leader in embedded simulation tools, have collaborated to integrate a version of Labcenter's Proteus VSM package into the free MPLAB(R) Integrated Development Environment (IDE). The VSM plug-in enables users of the MPLAB IDE to debug their firmware on a system-level simulation of their product, in the same way that they would work with a physical prototype using a traditional in-circuit debugging tool. The VSM simulation models not only the PIC(R) microcontroller itself, but also any analogue or digital electronics that are connected to it.
If you found this page useful, bookmark and share it on:
Possibly of Interest
- Power Optimization Web Seminar
- Embedded Memory Webinar
- Seminar: Accelerating Silicon Success with Silicon Aware IP
- Designing Application-Specific Processors Workshop
- Advanced Design Methodology for Low-Power Applications Seminar
EDA Blog Newsletter
Don't have time to visit EDA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.
If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.

