Poor Support Slows System Verilog Deployment
Some chip and systems companies are seeing benefits from experiments and limited adoption of System Verilog, mainly in back-end design areas such as verification. However, poor vendor support for the high-level design language is holding back broader deployments. Each vendor supports a different subset of System Verilog features, which makes it very hard for users to track who supports what features for what functions.
Users need consistent support from all vendors in the industry, at least for a subset of synthesis and simulation features. Currently some features are supported in simulation but not synthesis and vice versa.
Source: EE Times
If you found this page useful, bookmark and share it on:
Possibly of Interest
- Aldec ALINT Verilog Design Rule Checker
- SystemVerilog Assertions and Functional Coverage
- Microsoft Windows CE 6.0
- SystemVerilog Assertions – Methodology and Language Overview Webinar
- Synopsys to Acquire Sigma-C
If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.
