EDA Blog - electronic design automation, embedded systems, ic

home : : contact : : eda news : : embedded : : fpga : : free journals : : jobs
Share/BookmarkSubscribe

Galaxy Design Platform with CCS Modeling Technology

Posted by Ken Cheung in Events, Training on Sunday, June 4, 2006
»
«

Here’s info about the upcoming Synopsys web seminar:

Attend the free webcast to learn how Synopsys’ Galaxy(TM) Design Platform uses the Composite Current Source (CCS) modeling technology to address all these nanometer design challenges while simplifying your design flow. High accuracy, voltage and temperature scalable CCS models used within the Galaxy Design Platform help you implement and sign-off you nanometer designs faster, with fewer libraries and reduced on-chip variation margins. Register here.

Who should attend

Design engineers, CAD engineers, and engineering management supporting digital IC design. Standard cell library developers and characterization specialists.

What you will learn

  • Key nanometer design challenges
  • How CCS modeling technology works
  • Characterization requirements for CCS
  • CCS in Action within the Galaxy Design Platform
  • CCS and IP support

Agenda

  • CCS Technology Overview
  • CCS in action within Galaxy
  • CCS results from customers
  • CCS – IP perspective from ARM
  • Conclusions and Questions

Date: Wednesday, June 14, 2006
Time: 2:00 PM Eastern / 11:00 AM Pacific
Duration: 60 Minutes

Related Posts with Thumbnails

Custom Search

EDA Blog Newsletter
Don't have time to visit EDA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.