Recent Posts

Patent for Automatic Routing Nets According to Current Density Rules

Posted by Ken Cheung in EDA Tools on Thursday, July 2, 2009

Pulsic Limited has been granted US Patent #11383658 for a unique routing innovation incorporated in their physical chip design software. The patent, titled Automatic routing nets according to current density rules, protects unique technology incorporated in Pulsic’s UniRoute automated router. By taking into account the current required by the individual branches in a net, UniRoute is able to optimize a net’s width. This innovation creates the smallest net width that satisfies the electro-migration rules for current density. Optimizing the net widths not only eliminates the risk of electro-migration, but also significantly reduces IR losses and minimizes routing area. For layout engineers, this eliminates the need to estimate current densities and manually calculate varying net-widths for high fan-out interconnects.

Soft Control Accelerator for Soft Control Architecture

Posted by Ken Cheung in EDA Tools on Wednesday, July 1, 2009

IntervalZero and Adeneo Embedded have teamed together to create Soft-Control Accelerator. The joint product offering helps Embedded OEMs migrate to a Soft-Control Architecture. Soft-Control Accelerator features an IntervalZero RTX 2009 SMP software development kit with a year of support and a three-day, on-site Adeneo services engagement that can be customized to meet the OEMs’ needs. Soft Control Accelerator will be offered in North America and is available only from Adeneo Embedded.

Continue reading »

SMIC 45nm GP Process

Posted by Ken Cheung in Foundry on Tuesday, June 30, 2009

Semiconductor Manufacturing International Corporation (SMIC) has successfully completed their first 45-nanometer high performance (GP, generic process with high performance) yield lot. The high-speed, high performance 45nm GP technology integrates a silicon germanium stress module into the design. The process enables the device to run faster and make it ideal for system-on-chip, graphics and network processors, telecommunications, and wireless consumer products. SMIC’s 45nm GP technology is supported by a proven design-in SPICE model and in-house design IP capability that enables customers to begin prototype product design and plan for early time-to-market.

More info: SMIC

Forte Design Systems Cynthesizer 3.6 SystemC Synthesis

Posted by Ken Cheung in EDA Tools on Monday, June 29, 2009

Forte Design Systems rolled out the version 3.6 of Cynthesizer SystemC synthesis software for hardware and electronic system level (ESL) design. The new Cynthesizer features SystemC 2.2 support, tools for partitioning complex hierarchical systems, automated generation of complex interfaces, enhanced control-based design support, memory support upgrades, and scalability improvements. Cynthesizer comes standard with Forte’s transaction level modeling (TLM) synthesis capability. U.S. pricing starts at $275,000. Cynthesizer’s Partitioning and Interface Generator features start at $40,000 (U.S.) as an add-on to Cynthesizer to further improve productivity.

Continue reading »

Mentor Graphics Catapult C Synthesis 2009a Release

Posted by Ken Cheung in EDA Tools on Monday, June 29, 2009

The Catapult C Synthesis 2009a release, from Mentor Graphics, features support for control logic and manage low power design requirements, thus enabling full-chip high-level synthesis (HLS). The enhancement enables designers to use pure ANSI C++ for both algorithmic blocks and control logic blocks. The Catapult C Synthesis tool automatically generates control and algorithmic RTL multi-block designs from a pure ANSI C++ source where both the core algorithm and interface are untimed. The Catapult C Synthesis 2009a release is available to customers in July. The Catapult C product family ranges from $140,000 to $390,000.

Continue reading »

OPC Training for Honeywell Experion PKS

Posted by Ken Cheung in Events, Training, Industrial on Monday, June 29, 2009

The OPC Training Institute will develop customized OPC training for Honeywell based on Experion PKS. The course is ideal for Honeywell engineers, end-users, EPC contractors, and system integrators. The class will equip attendees with an understanding of OPC technology and planning, designing and implementing secure and reliable OPC interface to Experion PKS Systems. The training will be held at Honeywell’s Automation College locations globally. OPC is a global industrial connectivity standard that enables process control and manufacturing applications to communicate with each other using an interoperable, reliable, and secure connection.

More info: OPC Training Institute

If you found this site useful, bookmark and share it on:
 
EDA Blog Newsletter
Don't have time to visit EDA Blog everyday? Then sign up for our free newsletter. We'll send you an email when we have something to share with you. Your email address will be kept confidential and we will not share, sell, or rent it to anyone. You can unsubscribe at any time by clicking a link in the email.

Enter your email address to sign up for our free newsletter:  

If you are familiar with RSS feeds, you can also sign up for our free blog feed. Our RSS feed is updated in real-time while our newsletter is updated daily.